It has a reset input to start new accumulation. The architecture of the MAC is shown in Figure 1. Here, the basic data processing unit is called as Multiply-Acumulate unit (MAC). We will first discuss the systolic matrix multiplier for 3×3 matrices and then we will use the systolic architecture for 3×3 matrix to design a multiplier for 6×6 matrices. Here denotes row of matrix A and denotes column of matrix B. The columns of matrix B and rows of matrix A can accessed serially. Each element can be configured as ROM or RAM. These memory banks have six memory elements. The matrix A and matrix B are stored in memory banks and respectively. Here matrix A (6X6) and matrix B (6×6) are multiplied together and the result is matrix C (6×6). The systolic architectures are very suitable for implementing any kind of digital systems as they are tightly coupled which suitable to meet timing and area constraints properly. Each data processing units compute partial result independently. A systolic architecture is a homogeneous network of tightly coupled data processing units. This architecture is a systolic matrix multiplier. In this tutorial, we will discuss another architecture for Matrix Multiplication.
0 Comments
Leave a Reply. |